


Vishay Siliconix

Power MOSFET

PRODUCT SUMMARY					
V _{DS} (V)	60				
R _{DS(on)} (Ω)	$V_{GS} = 5 V$	0.05			
Q _g (Max.) (nC)	35				
Q _{gs} (nC)	7.1				
Q _{gd} (nC)	25				
Configuration	Single				



N-Channel MOSFET

FEATURES

- Advanced Process Technology
- Surface Mount (IRLZ34S/SiHLZ34S)
- Low-Profile Through-Hole (IRLZ34L/SiHLZ34L)
- 175 °C Operating Temperature
- Fast Switching
- · Fully Avalanche Rated

DESCRIPTION

Third generation Power MOSFETs from Vishay utilize advanced processing techniques to achieve extremely low on-resistance per silicon area. This benefit, combined with the fast swichting speed and ruggedized device design that Power MOSFETs are known for, provides the designer with an extremely efficient and reliable device for use in a wide variety of applications.

The D²PAK is a surface mount power package capable of accommodating die sizes up to HEX-4. It provides the highest power capability and the lowest possible on-resistance in any existing surface mount package. The D²PAK is suitable for high current applications because of its low internal connection resistance and can dissipate up to 2.0 W in a typical surface mount application. The through-hole version (IRLZ34L/SiHLZ34L) is available for low-profile applications.

ORDERING INFORMATION					
Package	D ² PAK (TO-263)	I ² PAK (TO-262)			
SnPb	IRLZ34S	IRLZ34L			
	SiHLZ34S	SiHLZ34L			

ABSOLUTE MAXIMUM RATINGS $T_C = 25 \text{ °C}$, unless otherwise noted						
PARAMETER			SYMBOL	LIMIT	UNIT	
Drain-Source Voltage			V _{DS}	60	N	
Gate-Source Voltage			V _{GS}	± 10	V	
Continuous Drain Current	V _{GS} at 5 V	T _C = 25 °C	– I _D	30		
	v _{GS} at 5 v	$T_C = 100 ^{\circ}C$		21	А	
Pulsed Drain Current ^a			I _{DM}	110		
Linear Derating Factor				0.59	W/°C	
Single Pulse Avalanche Energy ^b			E _{AS}	220	mJ	
Maximum Power Dissipation	T _C = 25 °C		Р	88	w	
Maximum Power Dissipation (PCB Mount) ^e	T _A =	25 °C	P _D	3.7	~~	
Peak Diode Recovery dV/dt ^c			dV/dt	4.5	V/ns	
Operating Junction and Storage Temperature Range			T _J , T _{stg}	- 55 to + 175	°C	
Soldering Recommendations (Peak Temperature)	for	10 s		300 ^d		

Notes

a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11). b. V_{DD} = 25 V, Starting T_J = 25 °C, L = 290 μ H, R_G = 25 Ω , I_{AS} = 30 A (see fig. 12). c. I_{SD} ≤ 30 A, dl/dt ≤ 200 A/ μ s, V_{DD} ≤ V_{DS}, T_J ≤ 175 °C. d. 1.6 mm from case.

e. When mounted on 1" square PCB (FR-4 or G-10 material).

Vishay Siliconix



THERMAL RESISTANCE RATINGS						
PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT	
Maximum Junction-to-Ambient (PCB Mount) ^a	R _{thJA}	-	-	40	°C/W	
Maximum Junction-to-Case (Drain)	R _{thJC}	-	-	1.7		

Note

a. When mounted on 1" square PCB (FR-4 or G-10 material).

PARAMETER	SYMBOL	TES	TEST CONDITIONS			MAX.	UNIT
Static				•	•		
Drain-Source Breakdown Voltage	V _{DS}	$V_{GS} = 0 V$, $I_D = 250 \mu A$		60	-	-	V
V _{DS} Temperature Coefficient	$\Delta V_{DS}/T_J$	Reference	ce to 25 °C, I _D = 1 mA	-	0.07	-	V/°C
Gate-Source Threshold Voltage	V _{GS(th)}	V _{DS} =	$V_{DS} = V_{GS}, I_{D} = 250 \ \mu A$		-	2.0	V
Gate-Source Leakage	I _{GSS}		V _{GS} = ± 10 V	-	-	± 100	nA
Zero Gate Voltage Drain Current	I _{DSS}	$V_{DS} = 60 \text{ V}, V_{GS} = 0 \text{ V}$		-	-	25	μΑ
		V _{DS} = 48 V	V _{DS} = 48 V, V _{GS} = 0 V, T _J = 150 °C		-	250	
Durin Courses On State Desistance	P	$V_{GS} = 5 V$	I _D = 18 A ^b	-	-	0.05	Ω
Drain-Source On-State Resistance	R _{DS(on)}	$V_{GS} = 4 V$	I _D = 15 A ^b	-	-	0.07	
Forward Transconductance	9 _{fs}	V _{DS} = 25 V, I _D = 18 A		12	-	-	S
Dynamic				•	•		
Input Capacitance	C _{iss}	$V_{GS} = 0 \text{ V},$ $V_{DS} = 25 \text{ V},$ f = 1.0 MHz, see fig. 5		-	1600	-	pF
Output Capacitance	C _{oss}			-	660	-	
Reverse Transfer Capacitance	C _{rss}			-	170	-	
Total Gate Charge	Qg		I _D = 30 A, V _{DS} = 48 V, see fig. 6 and 13 ^b	-	-	35	nC
Gate-Source Charge	Q _{gs}	V _{GS} = 5 V		-	-	7.1	
Gate-Drain Charge	Q _{gd}		oco ng. o una ro	-	-	25	
Turn-On Delay Time	t _{d(on)}	V_{DD} = 30 V, I _D = 30 A, R _G = 6 Ω , R _D = 1 Ω , see fig. 10 ^b		-	14	-	- ns
Rise Time	t _r			-	170	-	
Turn-Off Delay Time	t _{d(off)}			-	30	-	
Fall Time	t _f			-	56	-	1
Internal Source Inductance	L _S	Between lead, and center of die contact		-	7.5	-	nH
Drain-Source Body Diode Characteristic	s						
Continuous Source-Drain Diode Current	I _S	MOSFET sym showing the	MOSFET symbol showing the integral reverse p - n junction diode		-	30	Α
Pulsed Diode Forward Current ^a	I _{SM}				-	110	
Body Diode Voltage	V _{SD}	T _J = 25 °C	$T_J = 25 \ ^{\circ}C, \ I_S = 30 \ A, \ V_{GS} = 0 \ V^b$		-	1.6	V
Body Diode Reverse Recovery Time	t _{rr}	- $T_J = 25 \text{ °C}, I_F = 30 \text{ A}, dI/dt = 100 \text{ A}/\mu\text{s}^b$		-	120	180	ns
Body Diode Reverse Recovery Charge	Q _{rr}			-	700	1300	nC
Forward Turn-On Time	t _{on}	Intrinsic turn-on time is negligible (turn-on is dominated by L _S and L _D)				L _D)	

Notes

a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11).

b. Pulse width \leq 300 µs; duty cycle \leq 2 %.



Vishay Siliconix

TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted





Fig. 1 - Typical Output Characteristics, T_C = 25 °C






Fig. 3 - Typical Transfer Characteristics




Fig. 4 - Normalized On-Resistance vs. Temperature

Vishay Siliconix






Fig. 5 - Typical Capacitance vs. Drain-to-Source Voltage




Fig. 7 - Typical Source-Drain Diode Forward Voltage





Fig. 6 - Typical Gate Charge vs. Gate-to-Source Voltage





Vishay Siliconix




Fig. 9 - Maximum Drain Current vs. Case Temperature




Fig. 10a - Switching Time Test Circuit




Fig. 10b - Switching Time Waveforms




Fig. 11 - Maximum Effective Transient Thermal Impedance, Junction-to-Case

Vishay Siliconix




Fig. 12a - Unclamped Inductive Test Circuit




Fig. 12b - Unclamped Inductive Waveforms




Fig. 12c - Maximum Avalanche Energy vs. Drain Current




Fig. 13a - Basic Gate Charge Waveform





Fig. 13b - Gate Charge Test Circuit





Vishay Siliconix



Peak Diode Recovery dV/dt Test Circuit

* V_{GS} = 5 V for logic level devices

Fig. 14 - For N-Channel

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see http://www.vishay.com/ppg?90418.



Vishay

Disclaimer

All product specifications and data are subject to change without notice.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained herein or in any other disclosure relating to any product.

Vishay disclaims any and all liability arising out of the use or application of any product described herein or of any information provided herein to the maximum extent permitted by law. The product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein, which apply to these products.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications unless otherwise expressly indicated. Customers using or selling Vishay products not expressly indicated for use in such applications do so entirely at their own risk and agree to fully indemnify Vishay for any damages arising or resulting from such use or sale. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

Product names and markings noted herein may be trademarks of their respective owners.